## WHAT IS CLAIMED IS:

3

4

5

6

7

8

2

The use of multiple threads in association with a network processor and accessible data available in a tree search structure, including the steps of:

- providing multiple instruction execution threads as independent processes in a a) sequential time frame;
- queueing the multiple execution threads to have overlapping access to the b) accessible data available in said tree search structure;
- c) executing a first thread in the queue; and
  - transferring control of the execution to the next thread in the queue upon the d) occurrence of an event that causes execution of the first thread to stall.
- 2. The use of the multiple threads according to claim 1 wherein the control of the execution is temporarily transferred to the next thread when execution stalls due to a short latency event, and the control is returned to the original thread when the event is completed.
- The use of multiple threads according to claim 2 wherein a processor instruction is 3. encoded to select a short latency event.
  - 1 4. The use of the multiple threads according to claim 1 wherein full control of the execution 2 is transferred to the next thread when execution of the first thread stalls due to a long 3 latency event.

- - 5. The use of multiple threads according to claim 4 wherein a processor instruction is encoded to select a long latency event.
  - The use of multiple threads according to claim 1 including queueing the threads to provide 6. 1 2 rapid distribution of access to shared memory.
  - The use of the multiple threads according to claim 1 wherein the threads have overlapping 7. 1 2 access to shared remote storage via a pipelined coprocessor by operating within different phases of a pipeline of the coprocessor.
    - The use of the multiple threads according to claim 1 further including the step of providing 8. a separate instruction pre-fetch buffer for each execution thread, and collecting instructions in a prefetch buffer for its execution thread when the thread is idle and when the instruction bandwidth is not being fully utilized.
    - 1 9. The use of the multiple threads according to claim 1 wherein the threads are used with 2 zero overhead to switch execution from one thread to the next.
    - 1 10. The use of the multiple threads according to claim 9 wherein each thread is given access to 2 general purpose registers and local data storage to enable switching with zero overhead.

C 100 1 11.	A network processor that uses multiple threads to access data, including:				
Cont 1 1/.	a) a CPU configured with multiple instruction execution threads as independent				
3	processes in a sequential time frame;				
4	b) a thread execution control for				
5	1) queueing the multiple execution threads to have overlapping access to the				
6	accessible data;				
7	2) executing a first thread in the queue; and				
8	3) transferring control of the execution to the next thread in the queue upon				
9 F 1 12. 2 2 5 3 5 4	the occurrence of an event that causes execution of the first thread to stall.				
i≟ 1 12.	A processing system utilizing multiple threads according to claim 11 wherein the thread				
2	execution control includes control logic for temporarily transferring the control to the next				
<b>=</b> 3	thread when execution stalls due to a short latency event, and for returning control to the				
₩ <b>.</b> 4 	original thread when the latency event is completed.				
1 13.	The processing system according to claim 11 wherein a processor instruction is encoded to				
2	select a short latency event.				
1 14.	The processing system according to claim 11 wherein the control transfer means includes				
2	the means for transferring full control of the execution to the next thread when execution				

3 SAY		of the first thread stalls due to a long latency event.
1	15.	The processing system according to claim 14 wherein a processor instruction is encoded to
2		select a long latency event.
1	16.	The processing system according to claim 11 including means to queue the threads to
2		provide rapid distribution of access to shared memory.
1	17.	The processing system according to claim 16 wherein the threads have overlapping access
<u></u>		to shared remote storage via a pipelined coprocessor by operating within different phases
		of a pipeline of the coprocessor.
<u>"</u> 1	18.	The processing system according to claim 11 further including a separate instruction
□ ፫ 2		pre-fetch buffer for each execution thread, and means for collecting instructions in a
章 手 3		prefetch buffer for an idle execution thread when the instruction bandwidth is not being
<b>3</b> 4		fully utilized.
1	19.	The system according to claim 11 wherein the processor uses zero overhead to switch
2		execution from one thread to the next.
1	20.	The system according to claim 19 wherein each thread is given access to an array of
	RAL	9-2000-0008-US1 - 22 -

2		general purpose registers and local data storage to enable switching with zero overhead.
MA		
1	21.	The system according to claim 20 wherein the general purpose registers and the local data
2		storage are made available to the processor by providing one address bit under the control
3		of the thread execution control logic and by providing the remaining address bits under
4		the control of the processor.
1	22.	The system according to claim 20 wherein the processor is capable of simultaneously
_ 2		addressing multiple register arrays, and the thread execution control logic includes a
59742789 54545 1 2 3		selector to select which array will be delivered to the processor for a given thread.
i i	23.	The system according to claim 20 wherein the local data storage is fully addressable by the
<u></u>		processor, an index register is contained within the register array, and the thread execution
7 41 4		control has no address control over the local data storage or the register arrays.
<b>=</b> 1	24.	A network processor configuration comprising:
2	/	a CPU with multiple threads;
3		an instruction memory and a separate prefetch queue for each thread between the
4		instruction memory and the CPU;
5		an array of general purposes registers, said array communicating with the CPU;
6		a local data storage including separate storage space for each thread

7	٨	a thread execution control for the general register array and the local data storage;						
. (	1 ml							
8 `	~ AM	a first coprocessor connecting the CPU to a local data storage;						
9		a shared remote storage; and						
10		a pipelined coprocessor connecting the shared remote and the CPU.						
1	25.	The processor configuration according to claim 24 wherein the thread execution control						
2								
2		includes a priority FIFO, a plurality of thread control state machines, one for each						
3		execution thread, and an arbiter.						
□□√FU = 3 4 5 6 7	26.	The use of prefetch buffers in connection with a plurality of independent						
<b>手</b> 2	7	instruction threads used to process data in a Network Processor comprising the steps of:						
≟ 3		a) associating each thread with a prefetch buffer;						
<u>Ф</u> п 4		b) determining whether a buffer associated with an execution thread is full;						
二 二 5		c) determining whether the thread associated with the buffer is active; and						
		d) during periods that the buffer is not being used by an active execution						
<b>4</b> 7		thread, enabling the buffer to prefetch instructions for the execution thread.						
8	27.	A thread execution control useful for the efficient execution of independent threads						
9	/	in a network processor comprising:						
10		a) a priority FIFO;						
11		b) a plurality of thread control state machines, one for each thread; and						

12	Cont
13	

4

5

6

- c) an arbiter for defermining the thread execution priority among multiple threads.
- 1 28. The thread execution control according to claim 27 wherein the FIFO includes:
- 2 a) means for loading a thread number into FIFO when a packet is dispatched to the processor;
  - b) means for unloading a thread number from the FIFO when a packet has been enqueued for transmission;
    - c) thread number transfer from highest priority to lowest priority in the FIFO when a long latency event occurs, and
    - d) the thread outlets of the FIFO used to determine priority depending on the length of time a thread has been in FIFO.
    - 29. The thread execution control according to claim 27 wherein the arbiter controls the priority of execution of multiple independent threads based on the Boolean expression:

$$G_n = R_n \cdot \{(P_A = n) + \overline{R_{PA}} \cdot (P_B = n) + \overline{R_{PA}} \cdot \overline{R_{PB}} \cdot (P_C = n) \cdots \}$$

- 6 where:
- G is a grant

7

R<sub>n</sub> is a request from a given thread;

8

 $P_{\text{A}},\ P_{\text{B}}$  and  $P_{\text{C}}\$  represent threads ranked by alphabetical subscript

9			according to priority;		
10			n is a subscript identifying a thread by the bit or binary number		
11		comprising			
12		a)	determining whether a request R is active or inactive;		
13		b)	determining the priority of the threads;		
14		c)	matching the request R with the corresponding thread P; and		
15		d)	granting a request for execution if the request is active and if		
16			the corresponding thread P has the highest priority.		
001 4 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	30.	The thread ex	ecution control according to claim 27 wherein the thread control state		
订 <b>手</b> 2		machine comprises control logic to :			
<u>1</u> 3		a)	dispatch a packet to a thread;		
<u> </u>		b)	move the thread from an initialize state to a ready state;		
<b>5</b>		c)	request execution cycles for the packet;		
<b>⊑</b> 6		d)	move the thread to the execute state upon grant by the arbiter of an		
₫ 7			execution cycle;		
8		e)	continue to request execution cycles while the packet is queued in the		
9			execute state; and		
10		f)	return the packet to the initialize state if there is no latency		
11			event, or send the packet to the wait state upon occurrence of a latency		
12			event.		
			0.24		